(30) Priority Data:

09/206.027

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H01L 21/311 // 21/768

A1
(11) International Publication Number: WO 00/34997
(43) International Publication Date: 15 June 2000 (15.06.00)

US

(21) International Application Number: PCT/US99/27829

(22) International Filing Date: 23 November 1999 (23.11.99)

(71) Applicants APPLIED MATERIALS INC. (US/US): 2050

4 December 1998 (04.12.98)

(71) Applicant: APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95052 (US).


(72) Inventors: COHEN, Barney, M., 2931 Marietta Drive, Santa Clara, CA 95051 (US). KING-TAI NGAN, Kenny, 43793 Cameron Hills Drive, Fremont, CA 94539 (US). LI, Xiangbing, 648 Villa Centre Way, San Jose, CA 95128 (US).

(74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US). (81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: PLASMA PRECLEAN WITH ARGON, HELIUM, AND HYDROGEN GASES



(57) Abstract

The present invention provides a method and apparatus for precleaning a patterned substrate with a plasma comprising a mixture of argon, helium, and hydrogen. Addition of helium to the gas mixture of argon and hydrogen surprisingly increases the etch rate in comparison to argon/hydrogen mixtures. Etch rates are improved for argon concentrations below about 75 % by volume. RF power is capacitively and inductively coupled to the plasma to enhance control of the etch properties. Argon, helium, and hydrogen can be provided as separate gases or as mixtures.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	Codes used to identify	States pa	ity to the FCI on the It	one pages of	painphiets publishing in	iternationa	applications under th
AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
ΑT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF"	Central African Republic	JР	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Кепуа	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		•
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

1

PLASMA PRECLEAN WITH ARGON, HELIUM, AND HYDROGEN GASES

Field of the Invention

The present invention relates to an apparatus and method for forming integrated plug and wire interconnects on a substrate having submicron features. More particularly, the present invention relates to a sequence for forming metal interconnects wherein a patterned dielectric layer is exposed to a plasma containing an inert gas and a reactive gas.

Background of the Invention

Sub-half micron multilevel metallization is one of the key technologies for the next generation of very large scale integration ("VLSI"). The multilevel interconnects that lie at the heart of this technology require planarization of high aspect ratio features such as plugs and other interconnects. Reliable formation of these interconnects is very important to the success of VLSI and to the continued effort to increase circuit density and quality on individual substrates and die.

Conventional chemical vapor deposition (CVD) and physical vapor deposition (PVD) techniques are used to deposit electrically conductive material into the contact holes, vias, trenches, or other patterns formed on the substrate. One problem with conventional processes arises because the contact holes or other patterns often comprise high aspect ratios, i.e., the ratio of the height of the holes to their width or diameter is greater than 1. The aspect ratio of the holes increases as advances in technology yield more closely spaced features.

The presence of native oxides and other contaminants within a small feature typically results in voids by promoting uneven distribution of the depositing metal. The native oxide typically forms as a result of exposing the exposed film layer/substrate to oxygen. Oxygen exposure occurs when moving substrates between processing chambers at atmospheric conditions, or when the small amount of oxygen remaining in a vacuum chamber contacts the wafer/film layer, or when a layer is contaminated by etching. Other contaminants within the features can be sputtered material from an oxide over-etch, residual photoresist from a stripping process, leftover hydrocarbon or fluorinated hydrocarbon polymers from a previous oxide etch step, or redeposited material from a preclean sputter etch process. The native oxide and other contaminants create regions on the substrate which interfere with film formation, by creating regions where film growth is stunted. Regions of increased growth merge and seal the small features before regions of

2

limited growth can be filled with the depositing metal.

The presence of native oxides and other contaminants also can increase the via/contact resistance and can reduce the electromigration resistance of small features. The contaminants can diffuse into the dielectric layer, the sublayer, or the deposited metal and alter the performance of devices which include the small features. Although contamination may be limited to a thin boundary region within the features, the thin boundary region is a substantial part of the small features. The acceptable level of contaminants in the features decreases as the features get smaller in width.

Precleaning of features using sputter etch processes is effective for reducing contaminants in large features or in small features having aspect ratios smaller than about 4:1. However, sputter etch processes can damage silicon layers by physical bombardment, sputter deposit Si/SiO₂ onto sidewalls of the features, and sputter metal sublayers, such as aluminum or copper, onto sidewalls of the features. For larger features, the sputter etch processes typically reduce the amount of contaminants within the features to acceptable levels. For small features having larger aspect ratios, sputter etch processes have not been as effective in removing contaminants within the features, thereby compromising the performance of the devices which are formed.

Preclean by sputter etch processes is particularly unsuitable for features with copper formed or exposed nearby. Copper easily diffuses through dielectrics, including sidewalls of vias formed in dielectrics, destroying or compromising the integrity of the dielectric. This diffusion is especially true for TEOS, thermal oxide and some low K dielectric materials. Therefore, a new preclean process without any bias on the substrate is needed for a Cu preclean application.

Referring to Figure 1, a substrate 10 including a hole 11 formed within an electrically insulative or dielectric layer 12 thereon, such as for example, a silicon dioxide or silicon nitride layer is shown. It is difficult to deposit a uniform metal-containing layer into the high aspect ratio hole 11 because contaminants on the sidewalls 14 of the holes promote uneven deposition of the metal containing layer. The metal containing layer eventually converge across the width of the hole before it is completely filled, thus forming voids and discontinuities within the metal-containing material. Thereafter, the high mobility of metal atoms surrounding the voids causes the atoms to diffuse and minimize the surface area of the voids forming circular shaped voids as shown in Figure 1. These voids and discontinuities result in poor and unreliable electrical contacts.

3

Precleaning is preferably conducted with a mixture of an inert gas, typically argon, and a reactive gas, typically hydrogen. Mixtures of argon and hydrogen remove both reactive and non-reactive contaminants and can be used to modify the shape of contact holes, vias, trenches and other patterns to improve subsequent metal deposition processes. Increasing the argon content in the preclean mixture provides a corresponding increase in the etch rate of the preclean process and a corresponding decrease in the etch uniformity of the preclean process. Hydrogen must be included in the mixture to effectively remove reactive compounds or contaminants such as copper oxides and hydrocarbons. Precleaning patterned substrates with a mixture of argon and any amount of hydrogen provides a lower etch rate and an increased etch non-uniformity than precleaning with argon.

A preclean process having both high concentrations of reactive gases and improved etch rates would substantially promote removal of contaminants by addition of the reactive gases.

Summary of the Invention

The present invention provides a method and apparatus for precleaning a patterned dielectric layer to remove native oxides and polymers of hydrocarbons and fluorinated hydrocarbons from small feature sizes (such as quarter micron widths and smaller) and which may have high aspect ratios. Generally, the present invention provides a method and apparatus for providing a plasma comprising a mixture of argon, helium, and hydrogen to preclean a patterned substrate. Addition of helium to the gas mixture of argon and hydrogen surprisingly increases the etch rate in comparison to argon/hydrogen mixtures. Etch rates are improved for argon concentrations below about 75% by volume. The etch rate actually increases as the argon volume % drops from about 75% to about 25%, and then the etch rate declines as the argon volume % is further reduced.

Control of the etch rate is provided by controlling the mixture of argon, helium, and hydrogen, and by controlling the chamber pressure. Furthermore, RF power is capacitively and inductively coupled to the plasma to enhance control of the etch properties. Argon, helium, and hydrogen can be provided as separate gases or as mixtures, however, mixing of helium with 5% by volume of hydrogen is preferred for safety and etch performance.

Brief Description of the Drawings

So that the manner in which the above recited features, advantages and objects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefor not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

Figure 1 is a schematic partial sectional view of a patterned substrate showing a randomly-oriented, fine-grained, granular deposition layer in a contact hole in the substrate with voids, discontinuities and a non-planar surface;

Figure 2 shows the overall layout of an substrate processing platform having a reaction chamber which generates a plasma to conduct a process of the present invention;

Figure 3 is a schematic partial sectional view of the reaction chamber suitable for performing a plasma treatment process of the present invention;

Figure 4 shows the etch rate and etch uniformity for a preferred plasma comprising argon, helium, and hydrogen;

Figure 5 compares the etch rates of an argon/helium/hydrogen plasma to an argon/hydrogen plasma; and

Figure 6 compares the etch uniformity of an argon/helium/hydrogen plasma to an argon/hydrogen plasma.

Detailed Description of the Invention

The present invention provides an apparatus and method for precleaning a patterned substrate having small feature sizes, such as quarter micron widths that typically have high aspect ratios, i.e., a depth that exceeds the width of the opening. Generally, the present invention provides a process for exposing the patterned substrate to a plasma comprising argon, helium, and hydrogen wherein the gas mixture is controlled to enhance physical or reactive cleaning as desired. Etching of silicon oxide or silicon nitride layers is surprisingly enhanced by adding helium to mixtures of argon and hydrogen, especially when the argon content is less than 75% by volume.

The invention provides a suitable method for precleaning vias, contacts, and other features etched into a dielectric layer, such as a silicon dioxide layer that is etched in a dry or wet etch chamber, to expose a conductive or semi-conductive sublayer, such as Ge, Si,

5

Al, Cu, or TiN sublayers. The feature exposes the sublayer so that the feature can be filled with a conductive or semi-conductive material which connects the sublayer and a subsequent metal interconnect layer to be deposited on the dielectric layer. Etching of the features in the dielectric typically leaves contaminants which should be removed to improve filling of the features and ultimately improve the integrity and reliability of the devices formed.

After etching of the dielectric layer, the features can have damaged silicon or metal residues within the features from over-etching of the dielectric layer. The features can also contain residual photoresist on the feature surfaces from the photoresist stripping and/or ashing process or residual hydrocarbon or fluorinated hydrocarbon polymers from the dielectric etch step. The features may also contain redeposited material on the feature surfaces following a sputter etch preclean process. These contaminants can migrate into the dielectric layer or can interfere with the selectivity of metallization by promoting uneven distribution of the depositing metal. The presence of the contaminants also can increase the resistance of the deposited metal by substantially narrowing the width of the feature, and thus creating a narrowed portion in the metal forming the via, contact line, or other conductive feature.

The submicron features that are cleaned and filled in accordance with the present invention, are formed by conventional techniques which deposit a dielectric material over a surface on a semiconductor substrate. Any dielectric material, whether presently known or yet to be discovered, may be used and is within the scope of the present invention, including low dielectric materials such as organic polymers and aerogels. The dielectric layer may comprise one or more distinct layers and may be deposited on any suitable deposition enhancing sublayer. The preferred deposition enhancing sublayers include conductive metals such as Al and Cu, and barrier surfaces such as TiN, Ta, and TaN.

Once deposited, the dielectric layer is etched by conventional techniques to form vias, contacts, trenches or other submicron features. The features will typically have a high aspect ratio with steep sidewalls. Etching of the dielectric layer may be accomplished with any dielectric etching process, including plasma etching. Specific techniques for etching silicon dioxide include such compounds as carbon tetrafluoride and silicon hexafluoride. However, patterning may be accomplished on any layer using any method known in the art.

6

A Preferred Precleaning Apparatus

A schematic of a multichamber processing apparatus 35 suitable for performing the CVD, PVD, and plasma treatment process steps of the present invention is illustrated in Figure 2. The apparatus is an "ENDURA" system commercially available from Applied Materials, Inc., Santa Clara, California. The particular embodiment of the apparatus 35 shown herein is suitable for processing planar substrates, such as semiconductor substrates, and is provided to illustrate the invention, and should not be used to limit the scope of the invention. The apparatus 35 typically comprises a cluster of interconnected process chambers, for example, preclean chambers, CVD and PVD deposition chambers, and rapid thermal annealing chambers.

The apparatus 35 preferably includes at least one enclosed PVD or CVD deposition chamber 36. The apparatus also comprises a preclean chamber 40 (shown in Figure 3). The precleaning process of the present invention is preferably conducted on a PreClean II chamber which is available from Applied Materials, Inc., Santa Clara, California. In a preclean chamber, reactive H radicals are formed and are introduced into the neighborhood of the substrate as primarily neutral species, *i.e.*, not having an electric charge and therefore not an ion, thereby preventing generation of self bias and bombardment of the wafer surface by ions.

Preclean Chamber

Referring now to Figure 3, a processing chamber for conducting the process of the invention is shown schematically in a section view. The processing chamber can be a Preclean II chamber which is available from Applied Materials, Santa Clara, California. A vacuum chamber 111 is formed by a base member 112 having sidewalls 114 and which are preferably made of metallic construction such as stainless steel, aluminum or the like. An opening 115 in the base of the body member 112 is connected to a throttle valve 113 and a turbo pump 116 which is used to control the gas pressure inside the chamber 111. The throttle valve 113 is automated to allow servo control to a specific pressure. A quartz dome 117 forms the top of the chamber 111 and is provided with a flange 118 about its circumference where it mates with the top circumference of the sidewalls 114 of base member 112. A gas distribution system 119 is provided at the juncture of quartz dome 117 and base member 112. The top of the metallic sidewall member 114 has a gas supply trench 137 milled therein and from six to twelve evenly spaced (angularly) disposed channels extending from one or more gas sources intersect the channel to form a plurality

7

of gas injection holes. The gas distribution system 119 supplies Ar, He, and H₂ gases which are typically metered by mass flow controllers 136. Hydrogen may also be supplied as a mixture with helium having about 5% hydrogen by volume for safe delivery of the hydrogen. However, a separate hydrogen line is still provided to attain hydrogen concentrations greater than 5% by volume. A pedestal 122, which is arranged to hold a wafer (not shown), has a quartz body 121 surrounding the sides and bottom of a conductive portion 120. An insulating layer 129 may be placed between the conductive portion 120 of the pedestal 122 and the wafer.

RF power from an RF source 134 is applied capacitively to the conductive portion 120 of the pedestal 122. A RF match box 135 adjusts the chamber impedance to optimize power transfer between the power source 134 and the pedestal 122. Typical RF frequencies are from about 2 MHz to about 60 MHz at power levels from about 10W to about 500W.

Additional power is inductively supplied to the plasma by energizing coils 125 wound exterior to the quartz dome 117 and supported by the cover 127. An alternating axial electromagnetic field is produced in the chamber 111 interior to the winding of the coils 125. Generally, an RF frequency between 200 KHz and 16 MHz is employed. A 2 MHz frequency is common. An RF source 132 operating at this frequency is coupled to the coil 125 by matching network 133.

The flow of argon preferably ranges from about 5 to about 50 sccm, and the flow of helium/hydrogen preferably ranges from about 0 sccm to about 2000 sccm for 200 mm substrates. Chamber pressures are between about 1 mTorr and about 200 mTorr. The plasma treatment effectively cleans, treat, and/or modifies the patterned surface in 10 to 150 seconds. After precleaning, a CVD or PVD metal layer is deposited on an optional liner or nucleation layer.

Examples

The precleaning steps of the present invention have been combined in the preclean chamber shown in Figure 3 to successfully clean features etched in a dielectric layer having a copper or silicon sublayers prior to filling of the features with Cu, Al, or W plugs. The chamber was stabilized for 5 seconds at a pressure of 5-20 mTorr with a mixture of H₂, He, and Ar. The features were then cleaned for 60 seconds by applying from 300W to 450W of 2 MHz RF power to the coil and 10W to 300W of 13.56 MHz RF power to the pedestal.

Example 1

Examples of the present invention were performed by varying the gas mixture from 100% argon to 10% argon to preclean a patterned substrate surface in a Preclean II chamber on an ENDURA® platform available from Applied Materials, Inc. A silicon wafer having sub 0.30 μ m wide contacts, vias, trenches, and other patterns, having an aspect ratio $\geq 4:1$ (i.e., a depth of at least 1.20 μ m) was introduced into the system. The wafer was then plasma treated with a mixture of argon and He/H₂ wherein helium and hydrogen were provided as a mixture having 5% hydrogen by volume.

Referring to Figure 4, the etch uniformity drops continuously as the helium mixture is added to the process gas. Further, the etch rate improves until the argon percentage is reduced to 25% by volume.

Example 2 (Comparison)

For comparison, Example 1 was repeated without the helium. Figure 5 compares the etch rate for the Ar/He/H₂ plasma of Example 1 and the Ar/H₂ plasma of Example 2. Figure 6 compares the etch uniformity for the Ar/He/H₂ plasma of Example 1 and the Ar/H₂ plasma of Example 2.

While the foregoing is directed to the preferred embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof. The scope of the invention is determined by the claims that follow.

What is claimed is:

- 1. A method for processing a substrate, comprising exposing a patterned substrate surface to a plasma comprising argon, helium and hydrogen in a processing chamber.
- 2. The method of claim 1, wherein the plasma comprises less than about 75% by volume of argon.
- 3. The method of claim 2, wherein hydrogen is provided to the processing chamber in a mixture of about 95% helium by volume and about 5% hydrogen by volume.
- 4. The method of claim 1, wherein etch rate increases when helium content is increased.
- 5. The method of claim 1, wherein the substrate surface comprises silicon oxide or silicon nitride.
- 6. The method of claim 1, wherein the plasma is capacitively and inductively powered.
- 7. The method of claim 1, wherein the processing chamber is maintained at a pressure from about 1 mTorr to about 200 mTorr.
- 8. A method for processing a substrate, comprising:
- (a) exposing a patterned substrate surface to a plasma comprising argon, helium and hydrogen in a reaction chamber; and
- (b) increasing the helium content of the plasma to increase etching of the patterned substrate surface.
- 9. The method of claim 8, wherein the plasma comprises less than about 75% by volume of argon.

10

- 10. The method of claim 9, wherein hydrogen is provided to the reaction chamber in a mixture of about 95% helium by volume and about 5% hydrogen by volume.
- 11. The method of claim 8, wherein the substrate surface comprises silicon oxide or silicon nitride.
- 12. The method of claim 8, wherein the plasma is capacitively and inductively powered.
- 13. The method of claim 1 wherein the reaction chamber is maintained at a pressure from about 1 mTorr to about 200 mTorr.
- 14. A method for processing a substrate, comprising:
- (a) exposing a patterned substrate surface to a plasma comprising argon, helium and hydrogen in a reaction chamber, wherein the plasma is capacitively and inductively powered; and
- (b) increasing the helium content of the plasma to increase cleaning of the patterned substrate surface, wherein the plasma comprises less than about 75% by volume of argon.
- 15. The method of claim 14, wherein hydrogen is provided to the reaction chamber in a mixture of about 95% helium by volume and about 5% hydrogen by volume.
- 16. The method of claim 15, wherein the substrate surface comprises silicon oxide or silicon nitride.
- 17. The method of claim 14, wherein the reaction chamber is maintained at a pressure from about 1 mTorr to about 200 mTorr.




Fig. 1
(PRIOR ART)








Fig. 2









INTERNATIONAL SEARCH REPORT

International Application No.

_			International Application No		
		PCT/US 99/27829			
L CLASSIFIC	CATION OF SUBJECT MATTER H01L21/311 //H01L21/768				
,, ,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
ecording to b	nternational Patent Classification (IPC) or to both national classifica	tion and IPC			
. FIELDS 8	EARCHED				
Antmum doc IPC 7	umentation searched (classification system followed by classification HO1L C23C	n symbols)			
,					
Documentatio	on searched other than minimum documentation to the extent that a	ich documents are inc	auded in the fields searched		
ectronic dat	ba base consulted during the international search (name of data bac	se and, where practice	al, search terms used)		
		•	•		
C. DOCUME	NTS CONSIDERED TO BE RELEVANT				
Category °	Citation of document, with indication, where appropriate, of the rel	evant passages	Relevant to claim No.		
x	EP 0 430 303 A (APPLIED MATERIALS	S INC)	1,5,7		
`	5 June 1991 (1991-06-05)				
Y			6 2,6,8,9,		
`			11-14,		
	column 2, line 35 -column 4, line	30	16,17		
-	Column 2, Time 35 -Column 4, Time	: 33			
X	EP 0 849 779 A (TEXAS INSTRUMENTS 24 June 1998 (1998-06-24)	S INC)	1,5,7		
A	24 Julie 1996 (1996-00-24)		8,11,13,		
	column 2 line 20 column 6 lin	~ F6.	14,16,17		
	column 3, line 29 -column 6, lin figure 2	e 50;			
		1	·		
		-/			
	her documents are listed in the continuation of box C.	V Patent fam	illy members are listed in annex.		
	·	X Patent fam	ny manbara dia taona dia taona		
	and defining the committee of the ent which is not	or priority date	published after the international filing date and not in conflict with the application but		
consid	ent defining the general state of the art which is not dered to be of particular relevance document but published on or after the International	Invention	tand the principle or theory underlying the		
filing		cannot be cons	X* document of particular relevance; the dalmed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone		
which	is cited to establish the publication date of another in or other special reason (as specified)	"Y" document of pa	rticular relevance; the claimed invention sidered to involve an inventive step when the		
	ent referring to an oral disclosure, use, exhibition or means	document is or ments, such or	ombined with one or more other such docu- ombination being obvious to a person skilled		
"P" docum later t	ent published prior to the international filing date but than the priority date claimed	in the art. "&" document mem	ber of the same patent family		
Date of the	actual completion of the International search	Date of mailing	g of the international search report		
1	16 March 2000	24/03	24/03/2000		
Name and	mailing address of the ISA	Authorized offi	cer		
	European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijewijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nj.		•		
1	Fax: (+31-70) 340-2040, 1% 31 651 epo ni. Fax: (+31-70) 340-3016	Köpf,	, τ		

INTERNATIONAL SEARCH REPORT

International Application No PCT/IIS 99/27829

		PCT/US 9	9/27829
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim No.
tegory °	Citation of document, with indication, where appropriate, of the relevant passages		Helevant to claim No.
	US 5 726 097 A (YANAGIDA TOSHIHARU) 10 March 1998 (1998-03-10)		6 1,5,7,8,
	column 2, line 38 -column 5, line 67 column 9, line 31 - line 37		11-14, 16,17
-	EP 0 553 961 A (APPLIED MATERIALS INC) 4 August 1993 (1993-08-04) page 3, line 53 - line 58		3,10,15
	·		
		·	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No PCT/US 99/27829

Patent document cited in search report		.	Publication date	Patent family member(s)		Publication date	
EP 043	0303	A	05-06-1991	US JP JP JP	5043299 A 2076572 C 3230522 A 7105365 B	27-08-1991 09-08-1996 14-10-1991 13-11-1995	
EP 084	9779	A	24-06-1998	JP	10209082 A	07-08-1998	
US 572	6097	Α΄	10-03-1998	JP	8046038 A	16-02-1996	
EP 055	3961	Α.	04-08-1993	US JP JP	5242538 A 2634014 B 6021011 A	07-09-1993 23-07-1997 28-01-1994	